
W25Q80BW
3.4
Ball Configuration WLBGA
Top View
Bottom View
A1
VCC
B1
A2
/CS
B2
A2
/CS
B2
A1
VCC
B1
/HOLD(IO 3 ) DO(IO 1 )
DO(IO 1 ) /HOLD(IO 3 )
C1
CLK
D1
DI(IO 0 )
C2
/WP(IO 2 )
D2
GND
C2
/WP(IO 2 )
D2
GND
C1
CLK
D1
DI(IO 0 )
Figure 1c. W25Q80BW Ball Assignments, 8-ball WLBGA (Package Code BY)
3.5
Ball Description WLBGA
BALL NO.
A1
A2
B1
B2
C1
C2
D1
D2
PIN NAME
VCC
/CS
/HOLD (IO3)
DO (IO1)
CLK
/WP (IO2)
DI (IO0)
GND
I/O
I
I/O
I/O
I
I/O
I/O
FUNCTION
Power Supply
Chip Select Input
Hold Input (Data Input Output 3)* 2
Data Output (Data Input Output 1)* 1
Serial Clock Input
Write Protect Input (Data Input Output 2)* 2
Data Input (Data Input Output 0)* 1
Ground
*1 IO0 and IO1 are used for Standard and Dual SPI instructions
*2 IO0 – IO3 are used for Quad SPI instructions
Publication Release Date: July 30, 2013
-7-
Revision J